View ADV7197_1074461.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

a
FEATURES INPUT FORMATS YCrCb in 2 10-Bit (4:2:2) or 3 10-Bit (4:4:4) Format Compliant to SMPTE274M (1080i), SMPTE296M (720p) and Any Other High-Definition Standard Using Async Timing Mode RGB in 3 10-Bit 4:4:4 Format OUTPUT FORMATS YPrPb HDTV (EIA-770.3) RGB Levels Compliant to RS-170 and RS-343A 11-Bit + Sync (DAC A) 11-Bit DACs (DAC B, C) PROGRAMMABLE FEATURES Internal Test Pattern Generator with Color Control Y/C Delay ( ) Individual DAC On/Off Control VBI Open Control I2C Filter 2-Wire Serial MPU Interface Single Supply 5 V/3.3 V Operation 52-Lead MQFP Package APPLICATIONS HDTV Display Devices HDTV Projection Systems Digital Video Systems High Resolution Color Graphics Image Processing/Instrumentation Digital Radio Modulation/Video Signal Reconstruction
Multiformat HDTV Encoder with Three 11-Bit DACs ADV7197
FUNCTIONAL BLOCK DIAGRAM
11-BIT + SYNC DAC Y0-Y9 TEST PATTERN GENERATOR AND DELAY CHROMA 4:2:2 TO 4:4:4 (SSAF) CHROMA 4:2:2 TO 4:4:4 (SSAF) SYNC GENERATOR VREF RSET COMP I C MPU PORT
2
DAC A (Y)
Cr0-Cr9
11-BIT DAC
DAC B
Cb0-Cb9
11-BIT DAC
DAC C
CLKIN HORIZONTAL SYNC VERTICAL SYNC BLANKING RESET
TIMING GENERATOR
DAC CONTROL BLOCK
ADV7197
GENERAL DESCRIPTION
The ADV7197 is a triple, high-speed, digital-to-analog encoder on a single monolithic chip. It consists of three high-speed video D/A converters with TTL-compatible inputs. The ADV7197 has three separate 10-bit-wide input ports that accept data in 4:4:4 10-bit YCrCb or RGB, or 4:2:2 10-bit YCrCb. This data is accepted in HDTV format at 74.25 MHz or 74.1758 MHz. For any other high definition standard but SMPTE274M or SMPTE296M, the Async Timing Mode can be used to input data to the ADV7197. For all standards,
external horizontal, vertical, and blanking signals or EAV/SAV codes control the insertion of appropriate synchronization signals into the digital data stream and therefore the output signals. The ADV7197 outputs analog YPrPb HDTV complying to EIA-770.3, or RGB complying to RS-170/RS-343A. The ADV7197 requires a single 5 V/3.3 V power supply, an optional external 1.235 V reference, and a 74.25 MHz (or 74.1758 MHz) clock. The ADV7197 is packaged in a 52-lead MQFP package.
*ADV is a registered trademark of Analog Devices, Inc.
REV. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 (c) Analog Devices, Inc., 2001
ADV7197-SPECIFICATIONS
5 V SPECIFICATIONS1 70 C] unless otherwise noted.)
Parameter STATIC PERFORMANCE Resolution Integral Nonlinearity Differential Nonlinearity DIGITAL OUTPUTS Output High Voltage, VOH Output Low Voltage, VOL Three-State Leakage Current Three-State Output Capacitance DIGITAL AND CONTROL INPUTS Input High Voltage, VIH Input Low Voltage, VIL Input Leakage Current Input Capacitance, CIN ANALOG OUTPUTS Full-Scale Output Current Output Current Range DAC-to-DAC Matching Output Compliance Range, VOC Output Impedance, ROUT Output Capacitance, COUT VOLTAGE REFERENCE (External and Internal) Reference Range, VREF POWER REQUIREMENTS IDD2 IAA3, 4 Power Supply Rejection Ratio 1.112 2.4 0.4 10 4 2.0 0 4 3.92 2.54 3.92 2.39 4.25 2.83 4.25 2.66 1.4 1.4 100 7 1.235 96 11 0.01 0.8 1 Min
(VAA = 4.75 V to 5.25 V, VREF = 1.235 V, RSET = 2470
Typ 11 1.5 0.9 Max
, RLOAD = 300
Unit Bits LSB LSB V V A pF V V A pF mA mA mA mA % V k pF V mA mA %/%
. All specifications TMIN to TMAX [0 C to
Test Conditions
2.0
Guaranteed Monotonic ISOURCE = 400 A ISINK = 3.2 mA VIN = 0.4 V
VIN = 0.4 V or 2.4 V
4.56 3.11 4.56 2.93
DAC A DAC B, C DAC A DAC B, C DAC A, B, C
1.359 102 15
With fCLK = 74.25 MHz
NOTES 1 Guaranteed by characterization. 2 IDD or the circuit current is the continuous current required to drive the digital core. 3 IAA is the total current required to supply all DACs including V REF circuitry. 4 All DACs on. Specifications subject to change without notice.
-2-
REV. 0
ADV7197 3.3 V SPECIFICATIONS1
Parameter STATIC PERFORMANCE Resolution Integral Nonlinearity Differential Nonlinearity DIGITAL OUTPUTS Output High Voltage, VOH Output Low Voltage, VOL Three-State Leakage Current Three-State Output Capacitance DIGITAL AND CONTROL INPUTS Input High Voltage, VIH Input Low Voltage, VIL Input Leakage Current Input Capacitance, CIN ANALOG OUTPUTS Full-Scale Output Current Output Current Range DAC-to-DAC Matching Output Compliance Range, VOC Output Impedance, ROUT Output Capacitance, COUT VOLTAGE REFERENCE (External) Reference Range, VREF POWER REQUIREMENTS IDD2 IAA3, 4 Power Supply Rejection Ratio 2.4 0.4 10 4 2 0.8 0 4 3.92 2.54 3.92 2.39 0 4.25 2.83 4.25 2.66 1.4 1.4 100 7 1.235 46 11 0.01 0.65 1
(VAA = 3.15 V to 3.45 V, VREF = 1.235 V, RSET = 2470 to 70 C] unless otherwise noted.)
Min Typ 11 1.5 0.9 Max
, RLOAD = 300
Unit Bits LSB LSB V V A pF V V A pF mA mA mA mA % V k pF V mA mA %/%
. All specifications TMIN to TMAX [0 C
Test Conditions
2.0
ISOURCE = 400 A ISINK = 3.2 mA VIN = 0.4 V
VIN = 0.4 V or = 2.4 V
4.56 3.11 4.56 2.93
DAC A DAC B, C DAC A DAC B, C DAC A, B, C
1.112
1.359
With fCLK = 74.25 MHz
15
NOTES 1 Guaranteed by characterization. 2 IDD or the circuit current is the continuous current required to drive the digital core. 3 IAA is the total current required to supply all DACs including V REF circuitry. 4 All DACs on. Specifications subject to change without notice.
REV. 0
-3-
ADV7197-SPECIFICATIONS
5 V DYNAMIC-SPECIFICATIONS to T
Parameter Luma Bandwidth Chroma Bandwidth Signal-to-Noise Ratio Chroma/Luma Delay Inequality
Specifications subject to change without notice.
(VAA = 4.75 V to 5.25 V, VREF = 1.235 V, RSET = 2470 MAX [0 C to 70 C] unless otherwise noted.)
Min Typ 13.5 6.75 64 0 Max
, RLOAD = 300
Unit
. All specifications TMIN
MHz MHz dB Luma Ramp Unweighted ns
3.3 V DYNAMIC-SPECIFICATIONS T
Parameter Luma Bandwidth Chroma Bandwidth Signal-to-Noise Ratio Chroma/Luma Delay Inequality
Specifications subject to change without notice.
(VAA = 3.15 V to 3.45 V, VREF = 1.235 V, RSET = 2470 MIN to TMAX [0 C to 70 C] unless otherwise noted.)
Min Typ 13.5 6.75 64 0 Max
, RLOAD = 300
Unit
. All specifications
MHz MHz dB Luma Ramp Unweighted ns
5 V TIMING-SPECIFICATIONS
Parameter
MPU PORT SCLOCK Frequency SCLOCK High Pulsewidth, t1 SCLOCK Low Pulsewidth, t 2 Hold Time (Start Condition), t 3 Setup Time (Start Condition), t 4 Data Setup Time, t5 SDATA, SCLOCK Rise Time, t 6 SDATA, SCLOCK Fall Time, t7 Setup Time (Stop Condition), t 8 RESET Low Time ANALOG OUTPUTS Analog Output Delay2 Analog Output Skew CLOCK CONTROL AND PIXEL PORT 3 fCLK tCLK Clock High Time, t9 Clock Low Time, t10 Data Setup Time, t11 Data Hold Time, t 12 Control Setup Time, t 11 Control Hold Time, t 12 Pipeline Delay
1
(VAA = 4.75 V to 5.25 V, VREF = 1.235 V, RSET = 2470 to TMAX [0 C to 70 C] unless otherwise noted.)
Min 10 0.6 1.3 0.6 0.6 100 Typ Max 400 Unit kHz s s s s ns ns ns s ns ns ns 74.25 81 5 5 2.0 4.5 7 4.0 1.5 2.0 MHz MHz ns ns ns ns ns ns Clock Cycles
, RLOAD = 300
. All specifications TMIN
Conditions
After This Period the 1st Clock Is Generated Relevant for Repeated Start Condition
300 300 0.6 100 10 0.5
HDTV Mode Async Timing Mode
16
For 4:4:4 Pixel Input Format
NOTES 1 Guaranteed by characterization. 2 Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of DAC output full-scale transition. 3 Data: Cb/Cr (9:0), Cr (9:0), Y (9:0); Control: HSYNC/SYNC, VSYNC/TSYNC; DV Specifications subject to change without notice.
-4-
REV. 0
ADV7197 3.3 V TIMING-SPECIFICATIONS
Parameter
MPU PORT SCLOCK Frequency SCLOCK High Pulsewidth, t1 SCLOCK Low Pulsewidth, t 2 Hold Time (Start Condition), t 3 Setup Time (Start Condition), t 4 Data Setup Time, t5 SDATA, SCLOCK Rise Time, t 6 SDATA, SCLOCK Fall Time, t7 Setup Time (Stop Condition), t 8 RESET Low Time ANALOG OUTPUTS2 Analog Output Delay Analog Output Skew CLOCK CONTROL AND PIXEL PORT 3 fCLK tCLK Clock High Time, t9 Clock Low Time, t10 Data Setup Time, t11 Data Hold Time, t 12 Control Setup Time, t 11 Control Hold Time, t 12 Pipeline Delay
1
(VAA = 3.15 V to 3.45 V, VREF = 1.235 V, RSET = 2470 TMIN to TMAX [0 C to 70 C] unless otherwise noted.)
Typ Max 400 Unit kHz s s s s ns ns ns s ns ns ns 74.25 81 MHz MHz ns ns ns ns ns ns Clock Cycles
, RLOAD = 300
. All specifications
Min 10 0.6 1.3 0.6 0.6 100
Conditions
After This Period the 1st Clock Is Generated Relevant for Repeated Start Condition
300 300 0.6 100 10 0.5
HDTV Mode Async Timing Mode
5 5 2.0 4.5 7 4.0
1.5 2.0
16
For 4:4:4 Pixel Input Format
NOTES 1 Guaranteed by characterization. 2 Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of DAC output full-scale transition. 3 Data: Cb/Cr (9:0), Cr (9:0), Y (9:0); Control: HSYNC/SYNC, VSYNC/TSYNC; DV Specifications subject to change without notice.
CLOCK
t9
Y0
t10
Y1 Y2 ... ... Yxxx Yxxx
PIXEL INPUT DATA
Cb0
Cr0
Cb1
Cr1
...
Cbxxx
Crxxx
t12 t11 t 9 - CLOCK HIGH TIME t10 - CLOCK LOW TIME t11 - DATA SETUP TIME t12 - DATA HOLD TIME
Figure 1. 4:2:2 Input Data Format Timing Diagram
REV. 0
-5-
ADV7197
CLOCK
t9
Y0
t10
Y1 Y2 ... ... Yxxx Yxxx
PIXEL INPUT DATA
Cb0
Cb1
Cb2
Cb3
...
Cbxxx
Cbxxx
Cr0
Cr1
Cr2
Cr3
...
Crxxx
Crxxx
t12 t11
t 9 - CLOCK HIGH TIME t10 - CLOCK LOW TIME t11 - DATA SETUP TIME t12 - DATA HOLD TIME
Figure 2. 4:4:4 YCrCb Input Data Format Timing Diagram
CLOCK
t9
R0
t10
R1 R2 ... ... Rxxx Rxxx
PIXEL INPUT DATA
G0
G1
G2
G3
...
Gxxx
Gxxx
B0
B1
B2
B3
...
Bxxx
Bxxx
t12 t11
t 9 - CLOCK HIGH TIME t10 - CLOCK LOW TIME t11 - DATA SETUP TIME t12 - DATA HOLD TIME
Figure 3. 4:4:4 RGB Input Data Format Timing Diagram
-6-
REV. 0
ADV7197
HSYNC
VSYNC A
DV
PIXEL DATA
Y
Y
Y
Y
Cr
Cr
Cr
Cr
Cb B
Cb
Cb
Cb
AMIN = 44 CLK CYCLES FOR 1080i AMIN = 70 CLK CYCLES FOR 720P BMIN = 236 CLK CYCLES FOR 1080i BMIN = 300 CLK CYCLES FOR 720P
Figure 4. Input Timing Diagram
t5 t3
SDA
t3
t6 t1
SCL
t2
t7
t4
t8
Figure 5. MPU Port Timing Diagram
REV. 0
-7-
ADV7197
ABSOLUTE MAXIMUM RATINGS 1
VAA to GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V Voltage on Any Digital Pin . . . . GND - 0.5 V to VAA + 0.5 V Ambient Operating Temperature (TA) . . . . . -40C to +85C Storage Temperature (TS) . . . . . . . . . . . . . . -65C to +150C Junction Temperature (TJ) . . . . . . . . . . . . . . . . . . . . . 150C Infrared Reflow Soldering (20 secs) . . . . . . . . . . . . . . . 225C Vapor Phase Soldering (1 minute) . . . . . . . . . . . . . . . . 220C IOUT to GND2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 V to VAA
NOTES 1 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2 Analog Output Short Circuit to any Power Supply or Common can be of an indefinite duration.
ORDERING GUIDE
Model ADV7197KST
Temperature Range 0C to 70C
Package Description Plastic Quad Flatpack (MQFP)
Package Option S-52
CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADV7197 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.
WARNING!
ESD SENSITIVE DEVICE
PIN CONFIGURATION
Cb/Cr[0] Cb/Cr[1] Cb/Cr[2] Cb/Cr[3] Cb/Cr[4] Cb/Cr[5] Cb/Cr[6] Cb/Cr[7] Cb/Cr[8] Cb/Cr[9] RESET
39 VREF 38 RSET 37 COMP 36 DAC B 35 V AA 34 DAC A 33 AGND 32 DAC C 31 SDA 30 SCL 29 HSYNC/SYNC 28 VSYNC/TSYNC 27 DV 14 15 16 17 18 19 20 21 22 23 24 25 26
52 51 50 49 48 47 46 45 44 43 42 41 40
VDD 1 Y[0] 2 Y[1] 3 Y[2] 4 Y[3] 5 Y[4] 6 Y[5] 7 Y[6] 8 Y[7] 9 Y[8] 10 Y[9] 11 VDD 12 GND 13
PIN 1 IDENTIFIER
ADV7197
TOP VIEW (Not to Scale)
CLKIN
ALSB
GND
-8-
AGND
Cr[0]
Cr[1]
Cr[2]
Cr[3]
Cr[4]
Cr[5]
Cr[6]
Cr[7]
Cr[8]
Cr[9]
VAA
REV. 0
ADV7197
PIN FUNCTION DESCRIPTIONS
Pin 1, 12 2-11 13, 52 14-23 24, 35 25 26, 33 27 28 29
Mnemonic VDD Y0-Y9 GND Cr0-Cr9 VAA CLKIN AGND DV VSYNC/ TSYNC HSYNC/ SYNC SCL SDA DAC C DAC A DAC B COMP RSET
Input/Output P I G I P I G I I
Function Digital Power Supply. 10-Bit HDTV Input Port for Y Data. G data input in RGB mode. Digital Ground 10-Bit HDTV Input Port for Color Data in 4:4:4 Input Mode. In 4:2:2 mode this input port is not used. R data input in RGB mode. Analog Power Supply. Pixel Clock Input. Requires a 74.25 MHz (74.1758 MHz) reference clock. Analog Ground Video Blanking Control Signal Input. VSYNC, vertical sync control signal input or TSYNC input control signal in Async Timing Mode. HSYNC, horizontal sync control signal input or SYNC input control signal in
Async Timing Mode.
I I I/O O O O O I
30 31 32 34 36 37 38
39 40 41
VREF RESET ALSB
I/O I I
42-51
Cb/Cr9-0
I
MPU Port Serial Interface Clock Input. MPU Port Serial Data Input/Output. Color component analog output of input data on Cb/Cr9-0 input pins. Y Analog Output. Color component analog output of input data on Cr9-Cr0 input pins. Compensation Pin for DACs. Connect 0.1 F Capacitor from COMP pin to VAA. A 2470 resistor (for input ranges 64-940 and 64-960, output standards EIA-770.3) must be connected from this pin to ground and is used to control the amplitudes of the DAC outputs. For input ranges 0-1023 (output standards RS-170, RS-343A) the RSET value must be 2820 . Optional External Voltage Reference Input for DACs or Voltage Reference Output (1.235 V). This input resets the on-chip timing generator and sets the ADV7197 into Default Register setting. Reset is an active low signal. TTL Address Input. This signal sets up the LSB of the MPU address. When this pin is tied high, the I2C filter is activated which reduces noise on the I2C interface. When this pin is tied low, the input bandwidth on the I2C interface is increased. 10-Bit HDTV Input Port for Color Data. In 4:2:2 mode the multiplexed CrCb data must be input on these pins. B data input in RGB mode.
REV. 0
-9-
ADV7197
FUNCTIONAL DESCRIPTION Digital Inputs
The digital inputs of the ADV7197 are TTL-compatible. 30-bit YCrCb or RGB pixel data in 4:4:4 format or 20-bit YCrCb pixel data in 4:2:2 format is latched into the device on the rising edge of each clock cycle at 74.25 MHz or 74.1758 in HDTV mode. It is recommended to input data in 4:2:2 mode to make use of the Chroma SSAFs on the ADV7197. As can be seen in the figures below, these filters have 0 dB passband response and prevent signal components being folded back into the frequency band. In 4:4:4 input mode, the video data is already interpolated by an external input device and the chroma SSAFs of the ADV7197 are bypassed.
ATTEN 10dB RL -10.0dBm VAVG 1 10dB/ MKR 0dB 3.18MHz
(EIA-770.3), RLOAD has a value of 300 . For the outputs to conform to RS-170/RS-343A standards RSET must have a value of 2820 .
Internal Test Pattern Generator
The ADV7197 can generate a Cross-Hatch pattern (white lines against a black background). Additionally, the ADV7197 can output a uniform color pattern. The color of the lines or uniform field/frame can be programmed by the user.
Y/CrCb Delay
The Y output and the color component outputs can be delayed wrt the falling edge of the horizontal sync signal by up to four clock cycles.
I2C Filter
A selectable internal I2C filter allows significant noise reduction on the I2C interface. For setting ALSB high, the input bandwidth on the I2C lines is reduced and pulses of less than 50 ns are not passed to the I2C controller. Setting ALSB low allows greater input bandwidth on the I2C lines.
MPU PORT DESCRIPTION
START 100kHz RBW 10kHz
STOP VBW 300Hz
20.00MHz SWP 17.0SEC
Figure 6. SSAF Response to a 2.5 MHz Chroma Sweep Using 4:2:2 Input Mode
ATTEN 10dB RL -10.0dBm VAVG 4 10dB/ MKR -3.00dB 3.12MHz
The ADV7197 support a 2-wire serial (I2C-compatible) microprocessor bus driving multiple peripherals. Two inputs Serial Data (SDA) and Serial Clock (SCL) carry information between any device connected to the bus. Each slave device is recognized by a unique address. The ADV7197 has four possible slave addresses for both read and write operations. These are unique addresses for each device and are illustrated in Figure 8. The LSB sets either a read or write operation. Logic Level "1" corresponds to a read operation while Logic Level "0" corresponds to a write operation. A1 is set by setting the ALSB pin of the ADV7197 to Logic Level "0" or Logic Level "1." When ALSB is set to "0," there is greater input bandwidth on the I2C lines, which allows high-speed data transfers on this bus. When ALSB is set to "1," there is reduced input bandwidth on the I2C lines, which means that pulses of less than 50 ns will not pass into the I2C internal controller. This mode is recommended for noisy systems.
0 1 0 1 0 1 A1 ADDRESS CONTROL SET UP BY ALSB READ/WRITE CONTROL 0 1 WRITE READ X
Figure 8. Slave Address
START 100kHz RBW 10kHz STOP VBW 300Hz 20.00MHz SWP 17.0SEC
Figure 7. Conventional Filter Response to a 2.5 MHz Chroma Sweep Using 4:4:4 Input Mode
Control Signals
The ADV7197 accepts sync control signals accompanied by valid 4:2:2 or 4:4:4 data. These external horizontal, vertical and blanking pulses (or EAV/SAV codes) control the insertion of appropriate sync information into the output signals.
Analog Outputs
The analog Y signal is output on the 11-bit + Sync DAC A, the color component analog signals on the 11-bit DACs B, C conforming to EIA-770.3 standards RSET has a value of 2470
To control the various devices on the bus the following protocol must be followed. First the master initiates a data transfer by establishing a Start condition, defined by a high-to-low transition on SDA while SCL remains high. This indicates that an address/data stream will follow. All peripherals respond to the Start condition and shift the next eight bits (7-bit address + R/W bit). The bits are transferred from MSB down to LSB. The peripheral that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. This is known as an Acknowledge Bit. All other devices withdraw from the bus at this point and maintain an idle condition. The idle condition is where the device monitors the SDA and SCL lines waiting for the Start condition and the correct transmitted address. The R/W bit determines the direction of the data. REV. 0
-10-
ADV7197
A Logic "0" on the LSB of the first byte means that the master will write information to the peripheral. A Logic "1" on the LSB of the first byte means that the master will read information from the peripheral. The ADV7197 acts as a standard slave device on the bus. The data on the SDA pin is 8 bits long supporting the 7-bit addresses plus the R/W bit. It interprets the first byte as the device address and the second byte as the starting subaddress. The subaddresses auto-increment, allowing data to be written to or read from the starting subaddress. A data transfer is always terminated by a Stop condition. The user can also access any unique subaddress register on a one-by-one basis without having to update all the registers. Stop and Start conditions can be detected at any stage during the data transfer. If these conditions are asserted out of sequence with normal read and write operations, they cause an immediate jump to the idle condition. During a given SCL high period the user should issue only one Start condition, one Stop condition or a single Stop condition followed by a single Start condition. If an invalid subaddress is issued by the user, the ADV7197 will not issue an acknowledge and will return to the idle condition. If in auto-increment mode, the user exceeds the highest subaddress, the following action will be taken: 1. In Read Mode, the highest subaddress register contents will continue to be output until the master device issues a no-acknowledge. This indicates the end of a read. A noacknowledge condition is where the SDA line is not pulled low on the ninth pulse. 2. In Write Mode, the data for the invalid byte will be not be loaded into any subaddress register, a no-acknowledge will be issued by the ADV7197 and the part will return to the idle condition.
SDATA SCLOCK S
1-7
8
9
1-7
8
9
1-7 DATA
8
9 ACK
P STOP
START ADDR R/W ACK SUBADDRESS ACK
Figure 9. Bus Data Transfer
Figure 9 illustrates an example of data transfer for a read sequence and the Start and Stop conditions. Figure 10 shows bus write and read sequences.
REGISTER ACCESSES
The MPU can write to or read from all of the registers of the ADV7197 except the Subaddress Registers, which are write-only registers. The Subaddress Register determines which register is accessed by the next read or write operation. All communications with the part through the bus begin with an access to the Subaddress Register. A read/write operation is performed from/to the target address which then increments to the next address until a Stop command on the bus is performed.
REGISTER PROGRAMMING
The following section describes the functionality of each register. All registers can be read from as well as written to unless otherwise stated.
Subaddress Register (SR7-SR0)
The Communications Register is an eight bit write-only register. After the part has been accessed over the bus and a read/write operation is selected, the subaddress is set up. The Subaddress Register determines to/from which register the operation takes place. Figure 11 shows the various operations under the control of the Subaddress Register. "0" should always be written to SR7.
Register Select (SR6-SR0)
These bits are set up to point to the required starting address.
WRITE SEQUENCE
S
SLAVE ADDR A(S) LSB = 0
SUB ADDR
A(S)
DATA
A(S) LSB = 1
DATA
A(S) P
READ SEQUENCE
S
SLAVE ADDR A(S) S = START BIT P = STOP BIT
SUB ADDR
A(S) S
SLAVE ADDR
A(S)
DATA
A(M)
DATA
A(M) P
A(S) = ACKNOWLEDGE BY SLAVE A(M) = ACKNOWLEDGE BY MASTER
A(S) = NO-ACKNOWLEDGE BY SLAVE A(M) = NO-ACKNOWLEDGE BY MASTER
Figure 10. Write and Read Sequence
SR7 SR6 SR5 SR4 SR3 SR2 SR1 SR0
SR7 ZERO SHOULD BE WRITTEN HERE ADDRESS 00h 01h 02h 03h 04h 05h 06h 07h 08h
ADV7197 SUBADDRESS REGISTER SR6 SR5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 SR4 0 0 0 0 0 0 0 0 0 SR3 0 0 0 0 0 0 0 0 1 SR2 0 0 0 0 1 1 1 1 0 SR1 0 0 1 1 0 0 1 1 0 SR0 0 1 0 1 0 1 0 1 0 MODE REGISTER 0 MODE REGISTER 1 MODE REGISTER 2 MODE REGISTER 3 MODE REGISTER 4 MODE REGISTER 5 COLOR Y COLOR CR COLOR CB
Figure 11. Subaddress Registers
REV. 0
-11-
ADV7197
MODE REGISTER 0 MR0 (MR07-MR00) (Address (SR4-SR0) = 00H)
data is input with embedded EAV/SAV codes. An Asynchronous timing mode is also available using TSYNC, SYNC and DV as input control signals. These timing control signals have to be programmed by the user and are used for any other high definition standard input but SMPTE274M and SMPTE296M. Figure 12 shows an example of how to program the ADV7197 to accept a different high definition standard but SMPTE274M or SMPTE296M.
Reserved (MR04)
Figure 14 shows the various operations under the control of Mode Register 0.
MR0 BIT DESCRIPTION Output Standard Selection (MR00-MR01)
These bits are used to select the output levels from the ADV7197. If EIA 770.3 (MR01-00 = "00") is selected, the output levels will be: 0 mV for blanking level, 700 mV for peak white (Y channel), 350 mV for Pr, Pb outputs and -300 mV for tri-level sync. If Full Input Range (MR01-00 = "10") is selected, the output levels will be 700 mV for peak white for the Y channel, 350 mV for Pr, Pb outputs, and -300 mV for Sync. This mode is used for RS-170, RS-343A standard output compatibility. Sync insertion on the Pr, Pb channels is optional. For output levels refer to the Appendix.
Input Control Signals (MR02-MR03)
A "0" must be written to this bit.
Input Standard (MR05)
Select between 1080i or 720p input. DV Polarity (MR06) This control bit allows to select the polarity of the DV input control signal to be either active high or active low. This is in order to facilitate interfacing from input devices which use an active high blanking signal output.
Reserved (MR07)
These control bits are used to select whether data is input with external horizontal, vertical, and blanking sync signals or if the
A "0" must be written to this bit.
CLK SYNC PROGRAMMABLE INPUT TIMING
TSYNC DV SET MR06 = `1'
HORIZONTAL SYNC
ACTIVE VIDEO ANALOG OUTPUT
81 A
66 B
66 C
243 D
1920 E
Figure 12. Async Timing Mode--Programming Input Control Signals for SMPTE295M Compatibility
DISPLAY VERTICAL BLANKING INTERVAL
DISPLAY
747 HSYNC VSYNC
748
749
750
1
2
3
4
5
6
7
8
25
26
27
744
745
DV
Figure 13. DV Input Control Signal in Relation to Video Output Signal for SMPTE296M (720p)
-12-
REV. 0
ADV7197
MR07 MR06 MR05 MR04 MR03 MR02 MR01 MR00 MR07 ZERO MUST BE WRITTEN TO THIS BIT INPUT STANDARD MR05 0 1 1080I 720P MR04 ZERO MUST BE WRITTEN TO THIS BIT 0 0 1 1 INPUT CONTROL SIGNALS MR03 MR02 0 1 0 1 HSYNC\VSYNC/DV EAV/SAV TSYNC/SYNC/DV RESERVED
DV POLARITY MR06 0 1 ACTIVE HIGH ACTIVE LOW
OUTPUT STANDARD SELECTION MR01 MR00 0 0 1 1 0 1 0 1 EIA-770.3 RESERVED FULL I/P RANGE RESERVED
Figure 14. Mode Register 0
Table I must be followed when programming the control signals in Async Timing Mode.
Table I. Truth Table
When this bit is set to "1," pixel data is accepted at the input pins and the ADV7197 outputs to the standard set in "Output Standard Selection" (MR01-MR00). This bit also must be set to "1" to enable output of the test pattern signals.
Input Format (MR11)
SYNC 1 -> 0
TSYNC 0
DV 0 or 1 50% Point of Falling Edge of Tri-Level Horizontal Sync Signal, a 25% Point of Rising Edge of Tri-Level Horizontal Sync Signal, b 50% Point of Falling Edge of Tri-Level Horizontal Sync Signal, c 50% Start of Active Video, d 50% End of Active Video, e
It is possible to input data in 4:2:2 format or in 4:4:4 format.
Test Pattern Enable (MR12)
Enables or disables the internal test pattern generator.
Test Pattern Hatch/Frame (MR13)
0
0 -> 1
0 or 1
If this bit is set to "0," a cross hatch test pattern is output from the ADV7197. The cross hatch test pattern can be used to test monitor convergence. If this bit is set to "1," a uniform colored frame/field test pattern is output from the ADV7197. The color of the lines or the frame/field is by default white but can be programmed to be any color using the Color Y, Color Cr, Color Cb Registers.
VBI Open (MR14)
0 -> 1
0 or 1
0
1 1
0 or 1 0 or 1
0 -> 1 1 -> 0
MODE REGISTER 1 MR1 (MR17-MR10) (Address (SR4-SR0) = 01H)
This bit enables or disables the facility of VBI data insertion during the Vertical Blanking Interval. For this purpose Lines 7-20 in 1080i and Lines 6-25 in 720p can be used for VBI data insertion.
Reserved (MR15-MR17)
Figure 15 shows the various operations under the control of Mode Register 1.
MR1 BIT DESCRIPTION Pixel Data Enable (MR10)
A "0" must be written to these bits.
When this bit is set to "0," the pixel data input to the ADV7197 is blanked such that a black screen is output from the DACs.
MR17
MR16
MR15
MR14
MR13
MR12
MR11
MR10
MR17-MR15 ZERO MUST BE WRITTEN TO THESE BITS
VBI OPEN MR14 0 1 DISABLED ENABLED
TEST PATTERN ENABLE MR12 0 1 DISABLED ENABLED 0 1
PIXEL DATA ENABLE MR10 DISABLED ENABLED
TEST PATTERN HATCH/FRAME MR13 0 1 HATCH FIELD/FRAME 0 1
INPUT FORMAT MR11 4:4:4 YCrCb 4:2:2 YCrCb
Figure 15. Mode Register 1
REV. 0
-13-
ADV7197
MODE REGISTER 2 MR1 (MR27-MR20) (Address (SR4-SR0) = 02H) MODE REGISTER 3 MR3 (MR37-MR30) (Address (SR4-SR0) = 03H)
Figure 17 shows the various operations under the control of Mode Register 2.
MR2 BIT DESCRIPTION Y Delay (MR20-MR22)
Figure 18 shows the various operations under the control of Mode Register 3.
MR3 BIT DESCRIPTION Reserved (MR31-MR32)
With these bits it is possible to delay the Y signal with respect to the falling edge of the horizontal sync signal by up to four pixel clock cycles. Figure 16 demonstrates this facility.
Color Delay (MR23-MR25)
A "0" must be written to these bits.
DAC A Control (MR33)
Setting this bit to "1" enables DAC A, otherwise this DAC is powered down.
DAC B Control (MR34)
With theses bits it is possible to delay the color signals with respect to the falling edge of the horizontal sync signal by up to four pixel clock cycles. Figure 16 demonstrates this facility.
Reserved (MR26-MR27)
Setting this bit to "1" enables DAC B, otherwise this DAC is powered down.
DAC C Control (MR35)
A "0" must be written to these bits.
Setting this bit to "1" enables DAC C, otherwise this DAC is powered down.
Reserved (MR36-MR37)
Y OUTPUT
Y DELAY
NO DELAY
A "0" must be written to these bits.
MAX DELAY
NO DELAY
PrPb DELAY
PrPb OUTPUTS
MAX DELAY
Figure 16. Y and Color Delay
MR27
MR26
MR25
MR24
MR23
MR22
MR21
MR20
MR27-MR26 ZERO MUST BE WRITTEN TO THESE BITS 0 0 0 0 1
COLOR DELAY MR25 MR24 0 0 1 1 0 MR23 0 1 0 1 0 0 PCLK 1 PCLK 2 PCLK 3 PCLK 4 PCLK 0 0 0 0 1 0 0 1 1 0
Y DELAY MR22 MR21 MR20 0 1 0 1 0 0 PCLK 1 PCLK 2 PCLK 3 PCLK 4 PCLK
Figure 17. Mode Register 2
MR37
MR36
MR35
MR34
MR33
MR32
MR31
MR30
MR37-MR36 ZERO MUST BE WRITTEN TO THESE BITS 0 1
DAC B CONTROL MR34 POWER-DOWN NORMAL
MR32-MR30 ZERO MUST BE WRITTEN TO THESE BITS
DAC C CONTROL MR35 0 1 POWER-DOWN NORMAL 0 1
DAC A CONTROL MR33 POWER-DOWN NORMAL
Figure 18. Mode Register 3
-14-
REV. 0
ADV7197
MODE REGISTER 4 MR4 (MR47-MR40) (Address (SR4-SR0) = 04H) Color Output Swap (MR53)
Figure 19 shows the various operations under the control of Mode Register 4.
MR4 BIT DESCRIPTION Timing Reset (MR40)
By default DAC B is configured as the Pr output and DAC C as the Pb output. In setting this bit to "1" the DAC outputs can be swapped around so that DAC B outputs Pb and DAC C outputs Pr. The table below demonstrates this in more detail. This control is also available in RGB mode.
Reserved (MR54-MR57)
Toggling MR40 from low to high and low again resets the internal horizontal and vertical timing counters.
MODE REGISTER 5 MR5 (MR57-MR50) (Address (SR4-SR0) = 05H)
A "0" must be written to these bits.
Table II. Relationship Between Color Input Pixel Port, MR53 and DAC B, DAC C Outputs In 4:4:4 Input Mode
Figure 20 shows the various operations under the control of Mode Register 5.
MR5 BIT DESCRIPTION Reserved (MR50)
Color Data Input on Pins Cr9-0 Cb/Cr9-0 Cr9-0 Cb/Cr9-0
In 4:2:2 Input Mode
MR53 0 0 1 1
Analog Output Signal DAC B DAC C DAC C DAC B
This bit is reserved for the revision code.
RGB Mode (MR51)
When RGB mode is enabled (MR51 = "1") the ADV7197 accepts unsigned binary RGB data at its input port. This control is also available in Async Timing Mode.
Sync on PrPb (MR52)
Color Data Input on Pins Cr9-0 Cb/Cr9-0 Cb/Cr9-0
MR53 0 or 1 0 1
Analog Output Signal Not Operational DAC C (Pb) DAC C (Pr)
By default the color component output signals Pr, Pb do not contain any horizontal sync pulses. They can be inserted when MR52 = "1." This control is not available in RGB mode.
MR47
MR46
MR45
MR44
MR43
MR42
MR41
MR40
MR47-MR41 ZERO MUST BE WRITTEN TO THESE REGISTERS
TIMING RESET MR40
Figure 19. Mode Register 4
MR57
MR56
MR55
MR54
MR53
MR52
MR51
MR50
MR57-MR54 ZERO MUST BE WRITTEN TO THESE BITS
SYNC ON PrPb MR52 0 1 DISABLE ENABLE
MR50 RESERVED FOR REVISION CODE
COLOR OUTPUT SWAP MR53 0 1 DAC B = Pr DAC C = Pr 0 1
RGB MODE MR51 DISABLE ENABLE
Figure 20. Mode Register 5
REV. 0
-15-
ADV7197
COLOR Y CY (CY7-CY0) (Address (SR4-SR0) = 06H)
CY7 CY6 CY5 CY4 CY3 CY2 CY1 CY0
DAC TERMINATION AND LAYOUT CONSIDERATIONS Voltage Reference
The ADV7197 contains an on-board voltage reference. The VREF pin is normally terminated to VAA through a 0.1 F capacitor when the internal VREF is used. Alternatively, the ADV7197 can be used with an external VREF (AD589). Resistor RSET is connected between the RSET pin and analog ground and is used to control the full scale output current and therefore the DAC voltage output levels. For full-scale output RSET must have a value of 2470 . RLOAD has a value of 300 . When an input range of 0-1023 is selected the value of RSET must be 2820 . The ADV7197 has three analog outputs, corresponding to Y, Pr, Pb video signals. The DACs must be used with external buffer circuits in order to provide sufficient current to drive an output device. A suitable op amp would be the AD8057.
PC BOARD LAYOUT CONSIDERATIONS
CY7-CY0 COLOR Y VALUE
Figure 21. Color Y Register
COLOR CR CCR (CCR7-CCR0) (Address (SR4-SR0) = 07H)
CCR7 CCR6 CCR5 CCR4 CCR3 CCR2 CCR1 CCR0
CCR7-CCR0 COLOR CR VALUE
Figure 22. Color Cr Register
COLOR CB CCB (CCB7-CCB0) (Address (SR4-SR0) = 08H)
CCB7 CCB6 CCB5 CCB4 CCB3 CCB2 CCB1 CCB0
The ADV7197 is optimally designed for lowest noise performance, both radiated and conducted noise. To complement the excellent noise performance of the ADV7197, it is imperative that great care be given to the PC board layout. The layout should be optimized for lowest noise on the ADV7197 power and ground lines. This can be achieved by shielding the digital inputs and providing good decoupling. The lead length between groups of VAA and AGND and VDD and DGND pins should be kept as short as possible to minimized inductive ringing. It is recommended that a four-layer printed circuit board is used. With power and ground planes separating the layer of the signal carrying traces of the components and solder side layer. Placement of components should consider to separate noisy circuits, such as crystal clocks, high-speed logic circuitry and analog circuitry. There should be a separate analog ground plane (AGND) and a separate digital ground plane (GND). Power planes should encompass a digital power plane (VDD) and a analog power plane (VAA). The analog power plane should contain the DACs and all associated circuitry, and the VREF circuitry. The digital power plane should contain all logic circuitry. The analog and digital power planes should be individually connected to the common power plane at one single point through a suitable filtering device, such as a ferrite bead. DAC output traces on a PCB should be treated as transmission lines. It is recommended that the DACs be placed as close as possible to the output connector, with the analog output traces being as short as possible (less than 3 inches. The DAC termination resistors should be placed as close as possible to the DAC outputs and should overlay the PCB's ground plane. As well as minimizing reflections, short analog output traces will reduce noise pickup due to neighboring digital circuitry.
CCB7-CCB0 COLOR CB VALUE
Figure 23. Color Cb Register These three 8-bit-wide registers are used to program the output color of the internal test pattern generator, be it the lines of the cross hatch pattern or the uniform field test pattern.
The standard used for the values for Y and the color difference signals to obtain white, black and the saturated primary and complementary colors conforms to the ITU-R BT 601-4 standard. The Table III shows sample color values to be programmed into the color registers.
Table III. Sample Color Values
Sample Color White Black Red Green Blue Yellow Cyan Magenta
Color Y Value 235 (EB) 16 (10) 81 (51) 145 (91) 41 (29) 210 (D2) 170 (AA) 106 (6A)
Color Cr Value 128 (80) 128 (80) 240 (F0) 34 (22) 110 (6E) 146 (92) 16 (10) 222 (DE)
Color Cb Value 128 (80) 128 (80) 90 (5A) 54 (36) 240 (F0) 16 (10) 166 (A6) 202 (CA)
-16-
REV. 0
ADV7197
Supply Decoupling
Noise on the analog power plane can be further reduced by the use of decoupling capacitors. Optimum performance is achieved by the use of 0.1 F ceramic capacitors. Each of group of VAA or VDD pins should be individually decoupled to ground. This should be done by placing the capacitors as close as possible to the device with the capacitor leads as short as possible, thus minimizing lead inductance.
Digital Signal Interconnect
Due to the high clock rates used, long clock lines to the ADV7197 should be avoided to minimize noise pickup. Any active pull-up termination resistors for the digital inputs should be connected to the digital power plane and not the analog power plane.
Analog Signal Interconnect
The ADV7197 should be located as close as possible to the output connectors thus minimizing noise pickup and reflections due to impedance mismatch. For optimum performance, the analog outputs should each have a source termination resistance to ground of 75 . This termination resistance should be as close as possible to the ADV7197 to minimize reflections. Any unused inputs should be tied to ground.
The digital signal lines should be isolated as much as possible from the analog outputs and other analog circuitry. Digital signal lines should not overlay the analog power plane.
POWER SUPPLY DECOUPLING FOR EACH POWER SUPPLY GROUP VAA 10nF 0.1 F VDD VAA 0.1 F 24, 35 COMP VAA 1, 12 VDD DAC A 300 10nF 0.1 F
Cb/Cr0-Cb/Cr9
Y OUTPUT
ADV7197
Cr0-Cr9 DAC B 300 Pr(V) OUTPUT
Y0-Y9 UNUSED INPUTS SHOULD BE GROUNDED
HSYNC/SYNC DAC C VSYNC/TSYNC DV 100 SCL 100 RESET SDA VREF CLKIN VAA 4.7k ALSB AGND 26, 33 RSET 2.47k GND 13, 52 OR 2.82k 300 Pb(U) OUTPUT VDD 5k VDD 5k MPU BUS
VDD 4.7k 4.7 F 6.3V 27MHz, 74.25MHz OR 74.1758MHz CLOCK
Figure 24. Circuit Layout
REV. 0
-17-
ADV7197
Video Output Buffer and Optional Output Filter
Output buffering is necessary in order to drive output devices,
such as HDTV monitors.
To calculate the output full-scale current and voltage, the following equations should be used: VOUT = IOUT x RLOAD IOUT = (VREF x K)/RSET where: K = 5.66 (for input ranges 64-940, 64-960, output standards EIA770.3) K = 6.46 (for input ranges 0-1023, output standards RS170/343A VREF = 1.235 V.
Analog Devices produces a range of suitable op amps for this application. A suitable op amp would be the AD8057. More information on line driver buffering circuits is given in the relevant op amp data sheets. An optional analog reconstruction LPF might be required as an antialias filter if the ADV7197 is connected to a device that requires this filtering. The Eval ADV7196/ADV7197EB evaluation board uses the ML6426 Microlinear IC, which provides buffering and low-pass filtering for HDTV applications. The Eval ADV7196/ADV7197EB Rev. B and Rev. C evaluation boards use the AD8057 as a buffer and a 6th order LPF. The Application Note, AN-TBD, describes in detail these two designs and should be consulted when designing external filter and buffers for Analog Devices Video Encoders.
+5V
0.1 F LPF 75
10 F
COAX 75
AD8057
75
0.1 F -5V
10 F
HDTV MONITOR
DAC A 5V 0.1 F 10 F
ADV7197
DAC B
LPF 75 COAX 75
AD8057
75 DAC C 0.1 F 5V 10 F
+5V 0.1 F LPF 75 COAX 75 10 F
AD8057
75
0.1 F -5V
10 F
Figure 25. Output Buffer and Optional Filter
-18-
REV. 0
ADV7197
INPUT CODE 940 ACTIVE VIDEO 300mV EIA-770.3, STANDARD FOR Y OUTPUT VOLTAGE 700mV
INPUT CODE 1023
Y-OUTPUT LEVELS FOR FULL I/P SELECTIONS
OUTPUT VOLTAGE 700mV
ACTIVE VIDEO
64
0mV
64
0mV -300mV
-300mV
INPUT CODE PrPb-OUTPUT LEVELS FOR FULL I/P SELECTIONS OUTPUT VOLTAGE
EIA-770.3, STANDARD FOR Pr/Pb 960 OUTPUT VOLTAGE 350mV 300mV ACTIVE VIDEO 512 0mV
1023
700mV
ACTIVE VIDEO
64
-300mV 64 -350mV
0mV -300mV
Figure 26. EIA 770.3 Standard Output Signals (1080i, 720p)
Figure 27. Output Levels for Full I/P Selection
REGISTER SETTINGS Register Settings on Power-Up
REGISTER SETTINGS Internal Colorbars (Field), HDTV Mode
Address 00hex 01hex 02hex 03hex 04hex 05hex 06hex 07hex 08hex Mode Register 0 Mode Register 1 Mode Register 2 Mode Register 3 Mode Register 4 Mode Register 5 Color Y Color Cr Color Cb
Register Setting 00hex 00hex 00hex 39hex 00hex 00hex A0hex 80hex 80hex
Address 00hex 01hex 02hex 03hex 04hex 05hex 06hex 07hex 08hex Mode Register 0 Mode Register 1 Mode Register 2 Mode Register 3 Mode Register 4 Mode Register 5 Color Y Color Cr Color Cb
Register Setting 00hex 0Dhex 00hex 39hex 00hex 00hex xxhex xxhex xxhex
0HDATUM
SMPTE274M
DIGITAL HORIZONTAL BLANKING ANALOG WAVEFORM 4T EAV CODE F 0 0F F 0 0V H* 4 CLOCK SAMPLE NUMBER 2112 2116 2156 2199 0 44 272T ANCILLARY DATA (OPTIONAL) OR BLANKING CODE 4T SAV CODE 1920T DIGITAL ACTIVE LINE C Y r
INPUT PIXELS
C F 0 0F C Y r F 0 0V b H* 4 CLOCK 188 192
2111
FVH* = FVH AND PARITY BITS SAV/EAV: LINES 1-562: F = 0 SAV/EAV: LINES 563-1125: F = 1 SAV/EAV: LINES 1-20; 561-583; 1124-1125: V = 1 SAV/EAV: LINES 21-560; 584-1123: V = 0
Figure 28. EAV/SAV Input Data Timing Diagram--SMPTE274M (1080i)
REV. 0
-19-
ADV7197
DISPLAY VERTICAL BLANKING INTERVAL
747
748
749
750
1
2
3
4
5
6
7
8
25
26
27
744
745
Figure 29. SMPTE296M (720p)
DISPLAY FIELD 1 VERTICAL BLANKING INTERVAL
1124
1125
1
2
3
4
5
6
7
8
20
21
22
560
DISPLAY FIELD 2 VERTICAL BLANKING INTERVAL
561
562
563
564
565
566
567
568
569
570
583
584
585
1123
Figure 30. SMPTE274M (1080i)
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
52-Lead Plastic Quad Flatpack (MQFP) (S-52)
0.094 (2.39) 0.084 (2.13) 0.037 (0.95) 0.026 (0.65) SEATING PLANE TOP VIEW
(PINS DOWN)
0.557 (14.15) 0.537 (13.65) 0.398 (10.11) 0.390 (9.91)
PIN 1
0.012 (0.30) 0.006 (0.15) 0.008 (0.20) 0.006 (0.15) 0.082 (2.09) 0.078 (1.97)
13 14
27 26
0.0256 (0.65) BSC
0.014 (0.35) 0.010 (0.25)
-20-
REV. 0
PRINTED IN U.S.A.
52 1
40 39
0.398 (10.11) 0.390 (9.91) 0.557 (14.15) 0.537 (13.65)
C02155-1.5-4/01(0)

▲Up To Search▲

Price & Availability of ADV7197

	To Download ADV7197 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .